

UTKAL INSTITUTE OF ENGINEERING & TECHNOLOGY

DISCIPLINE:	SEMESTER:			
ETC	4TH Sem			
210	4111 36.11	NAME OF THE TEACHING	NAME OF THE TEACHING FACULTY: Er.Rehebari	
		Taranı	num	
		· ·		
BJECT:		Semester From Date:16/01/2024	_	
3 MICROPROCESSOR &		To Date:26/04/2024 No. Of Weeks: 15	5	
CROCONTROLLE				
	No of Days/Per week class allotted: 4 Class P/W(60)			
WEEK	CLASS DAY	1.1 Introduction to	REMARKS	
		Microprocessor and Microcomputer &		
		distinguish between them		
		1.1 Introduction to	Date Dean/Prin cipal	
	1st	Microprocessor and Microcomputer &		
	·	distinguish between them		
		105 15 15 15		
	2nd	1.3 General Bus structure Block		
		diagram.		
1st				
	3rd	1.1 Data Communication		
	4 th	1.4 Basic Architecture of 8085 (8		
		bit) Microprocessor		
	1st	1.5 Signal Description (Pin diagram) of		
		8085		
		Microprocessor		
		1.6 Register Organizations, Distinguish		
	2nd	between SPR & GPR, Timing &		
	<u>,</u>	Control Module,		
2nd				
	3 rd	1.7 Stack, Stack pointer & Stack		
		top.		
	4 th	1.8 Interrupts:-8085 Interrupts,		
		Masking of Interrupt(SIM,RIM)		
	lst	1.3 General Bus structure Block diagram.		
		1.1 Introduction to		
	2nd	Microprocessor and Microcomputer &		
		distinguish between them		
3rd		<u> </u>		
	3rd	Microprocessor and Microcomputer &		
		distinguish between them		
	4 th	1.4 Basic Architecture of 8085 (8 bit)		
		Microprocessor		
	1 st	1.5 Signal Description (Pin diagram) of		
		8085		
		Microprocessor		
		1.6 Register		
	and	Organizations, Distinguish between SPR		
	2 nd	& GPR, Timing & Control Module,		
			1	

Tui	3rd	Doubt Clear Class
	314	bount clear class
		2.1 Addressing data &
	4 th	Differentiate between one-byte, two- byte &three-byte instructions with
		examples.
	Ist .	2.2 Addressing modes in
	I	instructions with suitable examples
		2.3 Instruction Set of 8085(Data
	2nd	Transfer, Arithmetic, Logical, Branching, Stack& I/O , Machine
		Control
5 th	3rd	2.4 Simple Assembly Language
		Programming of 8085
		2.4.1 Simple Addition &
	4 th	Subtraction
	Ist	2.4.2 Logic Operations (AND, OR,
		Complement 1's & 2's) & Masking of bits
		2.4.3 Counters & Time delay (Single
		Register, Register Pair, More than Two
	2nd	Register)
6 th		
	3rd	2.4.4 Looping, Counting &
		Indexing (Call/JMP etc).
	4 th	2.4.4 Looping, Counting &
		Indexing (Call/JMP etc)
		2 A 5 Charl O Culturation
	l st	2.4.5 Stack & Subroutine programes
	2nd	2.4.6 Code conversion, BCD
		Arithmetic & 16 Bit data Operation, Block Transfer.
		Block Hallster.
7th	3rd	2.4.7 Compare between two
		numbers
		2.4.8 Array Handling (Largest number & smallest number in the
	4 th	array) 2.5 Memory & I/O Addressing,
		2.4.5 Stack & Subroutine programes
	Ist	
	I**	
		2 Draw timing diagram for memory
		read, memory write, I/O read, I/O write
	2nd	machine cycle.
8 th		3.3 Draw a neat sketch for the
	3rd	timing diagram for 8085 instruction (MOV, MVI, LDA instruction)
		1
		3.1 Define opcode, operand, T- State,
		Fetch cycle, Machine Cycle, Instruction
	4 th	cycle & discuss the concept of timing
		diagram.
		3.2 Draw timing diagram for memory
		read, memory write, I/O read, I/O write
	l st	machine cycle.
		3.3 Draw a neat sketch for the
	2nd	timing diagram for 8085 instruction (MOV, MVI, LDA instruction).
		(ind.), inti, Editing details.
oth		1 1

9	3rd	3.3 Draw a neat sketch for the timing diagram for 8085 instruction (MOV, MVI, LDA instruction)
	4 th	3.1 Define opcode, operand, T- State, Fetch cycle, Machine Cycle, Instruction cycle & discuss the concept of timing diagram.
		3.3 Draw a neat sketch for the timing diagram for 8085 instruction (MOV, MVI, LDA instruction)
		SAMPLE PAPER QUESTION DISCUSSION
₁₀ th	3rd	4.1 Concept of interfacing
		4.2 Define Mapping &Data transfer mechanisms - Memory mapping & I/O Mapping
	1st	4.3 Concept of Memory
		Interfacing:- Interfacing EPROM & RAM Memories
		4.4 Concept of Address decoding for I/O devices
11th		4.5 Programmable Peripheral Interface: 8255
	4 th	4.6 ADC & DAC with Interfacing
		4.7 Interfacing Seven Segment Displays
		4.8 Generate square waves on all lines of 8255
12th		4.9 Design Interface a traffic light control system using 8255. 4.10 Design interface for stepper motor control using 8255. 4.11 Basic concept of other
		Interfacing DMA controller, USART
	4 th	5.1 Register Organisation of 8086
	1st	5.2 Internal architecture of 8086
	2nd	5.3 Signal Descriptionof 8086
13th		5.4 General Bus Operation& Physical Memory Organisation
	4 th	5.5 MinimumMode&Timings
	1st	5.6 Maximum Mode&Timings,
		'

		5.7 Interrupts and Interrupt Service Routines, Interrupt Cycle, Non- Maskable Interrupt, Maskable Interrupt
14th		8 8086 Instruction Set & Programming: Addressing Modes, Instruction Set, Assembler Directives and Operators,
		5.9 Simple Assembly language programmingusing 8086 instructions
	4 th	6.1 Distinguish between Microprocessor & Microcontroller 6.2 8 bit & 16 bit microcontroller 6.3 CISC & RISC processor 6.4 Architectureof8051Microcontroll er
		6.5 Signal
	Ist	Descriptionof8051Microcontrolle rs 6.6 Memory Organisation- RAM structure, SFR 6.7 Registers, timers, interruptsof805
15th	₂ nd	6.8 Addressing Modes of 8051 6.9 Simple 8051 Assembly Language ProgrammingArithmetic & Logic Instructions , JUMP, LOOP, CALL Instructions, I/O Port Programming
	3rd	6.10 Interrupts, Timer & Counters 6.11 Serial Communication
	· ·	6.12 Microcontroller Interrupts and Interfacing to 8255

DEAN HOD PRINCIPAL

Systiphakash Swain



